

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants:	Airey et al.	Examiner:	Wang, Jin-Cheng
Serial No.:	09/614,363	Art Unit:	2628
Date Filed:	July 12, 2000	Conf. No.:	2211
Title:	DISPLAY SYSTEM HAVING FLOATING POINT RASTERIZATION AND FLOATING POINT FRAMEBUFFERING		

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

DECLARATION OF JOHN M. AIREY UNDER 37 CFR §1.132

Dear Sir:

In support of the accompanying response to the February 20, 2008 office action in the above-referenced application, I hereby declare as follows:

1. I am the first-named joint inventor of the subject US patent application (hereinafter "the Application"), which is assigned serial number 09/614,363 and was filed on July 12, 2000.
2. I am submitting this declaration to show that some details of my invention claimed in the Application are described in US patent number 6,567,083 (hereinafter "the Patent"). In other words, using the language of MPEP 715.01(c), the Patent is a publication of my own invention. To that end, this declaration includes facts showing that:
 - I jointly made the invention upon which the relevant disclosure of the Patent is based,
 - I was associated with Daniel Baum, the first named inventor of the Patent, and

- Mr. Baum derived his knowledge of the relevant subject matter from me.

I jointly made the invention upon which the relevant disclosure of the Patent is based

3. In 1996, I was employed at Silicon Graphics, Inc. ("SGI") in Mountain View, CA as a staff engineer. In the summer of 1996, I started work on building a machine that used floating point rasterization, including floating point scan conversion, and a floating point framebuffer. The internal code name for the machine at SGI was "*Bali*." The Application describes and claims various aspects of *Bali*.

4. The general architecture of *Bali* is described in the document entitled "Bali Offsite," which is dated November 12, 1996 and attached as Exhibit A. This document was discussed among SGI personnel at an off-site meeting on November 12, 1996. Among other things, this document shows:

- A reference to the "R Chip" on the Agenda page (immediately following the cover page), the Contents page, and page 22. The R Chip refers to the portion of the *Bali* device performing rasterization,
- A chart of software simulating *Bali* on page 21,
- A block diagram of the rasterizer (*i.e.*, the R Chip) and scan converter on page 24,
- a block diagram of a floating-point block on page 29, and
- floating-point multipliers and floating-point normalizers/adders on page 35.

5. A number of other documents show specific details and aspects of my invention.

These documents were prepared either by one of the joint inventors of the Application or by

someone with information that originated from one of the joint inventors. Some of those documents are discussed paragraphs 6 to 13.

6. "Bali Floating Point Representation" – A document dated December 3, 1996 discussing a 16-bit floating point format and internal variations used inside the R chip pipeline, and submitted herewith as Exhibit B.

7. "Mapping RenderMan to OpenGL" – A document I authored, dated January 24, 1997, that includes software code to be used with *Bali* hardware to have floating point processing through the R Chip pipeline, and submitted herewith as Exhibit C

8. Document containing Code headed "head 1.1" - A document I authored, dated January 24, 1997, that describes rasterization of pixels, color processing using floating point numbers and framebuffers, and submitted herewith as Exhibit D.

9. "Extended Range and/or Precision" - A document dated February 15, 1997 and authored by my co-inventor, Mark Percy, and me. This document describes calculations using floating point numbers and which format of floating point numbering to use, and submitted herewith as Exhibit E.

10. "Tiny Floating Point" - A document dated February 15, 1997 and authored by Mr. Percy and me. This document describes disadvantages of fixed point arithmetic and further describes a tiny IEEE like floating point format, and submitted herewith as Exhibit F.

11. Document containing Code headed "head 1.5" - A document with versions ranging from dates from July 15, 1997 to July 28, 1997 and authored by John Paul Alex, who was an intern working for Mr. Percy and me. This document describes calculations using

floating point numbers and which format of floating point number to use, and submitted herewith as Exhibit G.

12. Email from me to Mr. Baum dated August 14, 1997. In this e-mail, I mention the s10e5 pipeline and high-speed data transfer from the host to the frame buffer, the frame buffer to the texture memory, and texture memory to the frame buffer. This document is attached as Exhibit H.

13. "Invention Disclosure" - A document dated September 22, 1997 that is an invention disclosure submitted to SGI Legal Services, and submitted herewith as Exhibit I. The document describes a 16 bit floating point format for texture store and framebuffer. The document further states that the invention was conceived about a year prior to the submission of the Invention Disclosure. This document also notes that Mr. Baum is the department manager for visual systems. Mr. Baum is not listed as an inventor.

14. Mark Leather, who was a member of the SGI technical staff from 1989-1997 but not an inventor on the Application, further corroborates my invention of the subject matter.

15. During a deposition conducted on December 7, 2007 (see Exhibit J), when asked if it was his "understanding that [the idea of multipassing data through the frame buffer] involved the use of floating point formatted data," Mr. Leather responded: "Yes, that was my understanding."

16. Further, in response to the question "And did you understand that that was [Mark Peercy's] concept that he was working on at SGI?," Mr. Leather responded: "I believe it was him and John Airey."

17. During the deposition, in response to the question “But do you recall the use of a floating point frame buffer as it related to Bali?” Mr. Leather responded: “Yes.” Further, in response to the question “And that was Dr. Peercy and Dr. Airey’s work?” Mr. Leather responded: “Yeah.”

18. During the deposition, Mr. Leather recollected that a second project at SGI had a floating point frame buffer, but when asked if the “other work was an extension of Airey and Peercy’s work,” Mr. Leather replied: “Yeah.”

I was associated with Daniel Baum at the time of my joint invention

19. Mr. Baum was my supervisor as the Hardware Director for the *Bali* project. We thus both worked together at SGI at the same time—among other times, while I was developing the invention claimed in the Application.

Daniel Baum derived his knowledge of the relevant subject matter from me

20. In his capacity as hardware director of the *Bali* project, Mr. Baum was responsible for understanding the technology and, as such, he was a decision-maker on the direction, schedule, and features of the project. In addition, in this capacity, Mr. Baum was responsible for updating company executives. To fulfill these and other responsibilities, Mr. Baum needed to be familiar with the software simulation, the floating-point scan converter, the floating-point frame buffer, and their technical advantages/benefits.

21. My co-inventors and I therefore described various aspects of the invention and the simulation to Mr. Baum so he could make the appropriate decisions. For example, Mr. Baum

was present at the above noted *Bali* offsite meeting of November 12, 1996 (see Exhibit A), as well as other internal *Bali* meetings. In addition, in his capacity as Hardware Director of *Bali*, Mr. Baum had access to many of the documents discussed herein.


22. As noted above, on August 14, 1997, Mr. Baum sent me an e-mail asking about opportunities to differentiate SGI. I responded, as noted above, by discussing the s10e5 pipeline and floating-point frame buffer (see Exhibit H). I thus conveyed details of my invention to Mr. Baum in this e-mail.

23. Danny Loh, one of the joint inventors of the Application, worked on the software simulation that appears to be mentioned in the Patent. Specifically, during a deposition conducted on November 9, 2007, Mr. Loh stated "So the question you asked me before, did I work with John Airey on the floating point on Bali?.... Yes." Mr. Loh further stated that he "wrote sort of the simulation framework to evaluate floating point formats in the frame buffer." When asked if Mr. Loh was doing that work with John Airey, Mr. Loh replied "with John Airey and Mark Percy." That portion of Mr. Loh's transcript is in the prior noted Exhibit J.

24. In his capacity as Hardware Director, Mr. Baum should have known about the software simulation.

25. It is my understanding that before the filing date of the Patent, SGI did not have another floating-point project that was independently derived. Instead, as Mr. Leather stated under oath, if any such projects existed, they were derived from the principles of my joint invention.

26. I hereby declare that all statements made herein of my own knowledge are true, that all statements made herein on information and belief are believed to be true, and further that these statements were made with the knowledge that willful false statements and the like are punishable by fine or imprisonment, or both under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.



John M. Airey

Dated: May 1st 2008

02839/00115 860759.1

pault

EXHIBIT A

Bali Offsite

11/12/96

Silicon Graphics Inc. Company Confidential

*Arch back
Hennessy*

100
HIGHLY CONFIDENTIAL

S0861513

Agenda

9:00	BREAKFAST
9:15	Introduction
9:16	G Chip
10:45	BREAK
10:55	N Chip
11:15	Documentation Environment
11:45	Design Flow
12:00	LUNCH
12:45	R Chip
2:15	Software
2:30	M Chip
2:50	BREAK - Driving Range
3:30	D Chip
4:20	System
4:50	Wrap-up
5:15	AJOURN

Contents

G Chip	1
GE Ucode	3
GE vector and scalar	6
PE	10
GRU	13
N Chip	14
Documentation Environment	17
Simulation Environment	21
R Chip	22
Scan Conversion	24
Texture	27
Texture Filter	29
Lighting	30
FRU	38
SRAM	44
Pixel Response	48
Pixel SW	52
Geometry Pipeline	56
D Chip	58
System Configs	62
M Chip	65



G

Bob Allert
 Roger Allen
 Paul Anderson
 Avi Benavise
 Gordon Elder
 Rob El-Kareh
 Eli Fogel
 Celeste Fowler
 Ziv Glus
 Robert Keller
 Gloria Lau
 Erik Lindholm
 Remy Martin
 Avi Naveh
 Beau Nash
 Paul Simonsic
 Mark Stadler
 Bob Stall
 Paul Thilking
 Mark Young

G

G Targets

- o 15M (v3i,i2i,n3i)/sec XTALK limited)
- o 30M (v3i,i2s,n3s)/sec (vertex array)
- o 40M v3i/sec
- o Pixels/Texels at XTALK rate (650 MB reads & writes)



3 clock domains
 2 intf
 1 core

SGI Confidential

G

Big changes:

**Simpler vector unit
Commodity Scalar unit**

Special needs:


**uP core
1kx128 2port 200 Mhz ram
XTALK Net Interface**

Interfaces:

XTALK, Ω net, SDRAM, EEPROM, JTAG, NIC

Vector Unit Programming Model


- o MIMD of four vector sub units (Kona was SIMP)
- o Host commands or scalar unit thread driven
- o Round Robin thread distribution (amongst v0, v1, v2, v3)



W

Vector Unit Programming Model (cnt'd)


- o Unified memory:
 - Internal memory - dmem (16MB)
 - shared across vector and scalar units with a port per
 - quad word data path per vector port
 - accessible by either host or scalar unit
 - resources: Command fifo, Immediate state and scratch
- external memory - emem (8MB):
 - instruction memory, four parallel fetch
 - state backup



quad word wide

Vector Unit Programming Model (cnt'd)

- o Synchronization - since 2 axes of the (scalar unit, base) used same store in dmem.
 - logical programmable threads
 - scalar generated outputs reuses dmem cmd fifo area
 - dependencies:
 - host and scalar to dispatch
 - vector to output
 - vector to scalar



Vector Unit Programming Model (cnt'd)


- o Vector thread forks a single or a chain of vector code fragments - inline code or unrolled loops.
- o Vector thread context: consists of:
 - vector dmem work pointer (cmd fifo or scratch)
 - instruction entry point, instruction count, instruction
 - special dmem access
- o Vector generates output to either the PE or the scalar unit (dmem)
 - ↳ for stitching several vector code fragments

Transpose
a 4x4 region
of mem.

cca - configurable
for clip.

4

Vector Unit Programming Model (cnt'd)



scf - scale & offset

Vector Unit Programming Model (cnt'd)

- o Instruction set: 128b instr word
 - four parallel control fields: load, store, floating point and sync
 - load immediate of memory address, store base address + offset
 - operand negation
 - arithmetic ops - all under vector mask:
 - three operands: scf (A+B+C),
 - two operands: dot (A+B -> scalar), cross
 - single operand: pass, inv, invsq
 - condition code:
 - per element conditional move
 - persistent condition code
 - condition code accumulation - frustum clip chk.
 - scalar to vector spread

Vector Unit Programming Model (cnt'd)

- o Code examples:
 - load an immediate address, scale offset operation, store a quad word to memory:


```
ldl a0, gl_mv_mat, \
    scf a(v0), b(v1), c(v2), d(v3), \
    stq b(v5), d(a1)
```
 - load quad word from memory, two element dot product, scalar to vector spread:


```
ldq b(v12), d(a12), \
    dot_vn(v0v5), a(v2), b(v7), r(v10), dli
```
 - cross product, conditional move of vector elements (f - false):


```
cross_vn(v0v6), a(v3), b(v4), r(v10), \
    @ cc, f(f), 2(f), 3(f)
```


5

Geometric Statistics

- o Ran across seven representative applications/demos
 - o Most typical mesh size used: 4.
 - o Xform state changes are at about once per mesh in a non flattened CAD application
 - o Material calls reached couple of hundreds in a frame
 - o No use of texgen
- Worse to per vertex lighting vs per pix.*

Geometry Performance

- o Host to perform tasks beyond the scope of transport layer
- o Immediate (PIO) vs list (DMA)
- o Use mesh size of 4 for performance evaluation
- o Vertex array as primary transport model
- o Raise up bar for canonical benchmarks: default to normal normalization and texture xform

Geometry Performance (cnt'd)

- o Initial figures based on vector ucode cycle count (cpu - 550Mhz Beast, DMA - Duplo Net 1.2GB/sec)
- Notation:
- vertex0: no light no texture (v3f)
 - vertex1: infinite light and texture (t2f,n3s, v3f)
 - vertex2: local light, local viewer, no texture (n3s,v3f)
 - vertex3: local light, local viewer and texture (t2f, n3s, v3f)
 - eval mesh: bi cubic, 2 vertices per vector unit, autonormal, vertex processing
 - eval coord: bi-cubic 1 vertex per 2 vector units, autonormal, vertex processing

Type	CPU (m)	DMA (list)	IV	AV's	CPV
	(mV/sec)	(mV/sec)	(cycles)	(mV/sec)	(cycles)
vertex0	48.8	85.7	21	38.0	5
vertex1	27.1	57.5	28	28.5	7
vertex2	34.5	50.0	37	21.5	4
vertex3	27.1	57.5	40	20.0	10
eval mesh	na	na	200	8.0	25
eval coord	na	na	400	2.0	100

Geometry Performance (cnt'd)

- o One thread per vector sub unit
- o Performance estimates meet our goal bit...
- o Risk - aggressive assumption on fetch point latency
- o Initial stats:
 - vector to CPU ratio is between .77 - 1.05
 - vector to DMA ratio .44 - .76


4x26x speedup for vertex + evaluation respectively, over 4 kera.

Bali Offsite II

Scalar Unit Requirements

- ◆ 200 Mhz operation
- ◆ Floating point support for per-vertex lighting and clipping support. *+ lot of stuff for compression.*
- ◆ C compiler, assembler, and debugger available.
- ◆ C-based simulator desirable.
- ◆ Verilog models available (behavioral and timing-accurate) for simulation.
- ◆ High bandwidth data path (64-bit) for Dmem Interface.

Page 1
November 11, 1998



Bali Offsite II

Scalar Unit Options

Option 1:
Texas Instruments has a 200 Mhz DSP core that looks like it would meet our requirements.

Pro:

- ◆ The C7x performance numbers are:
1600 MIPS @ 200Mhz
800 MFLOPS single-precision @ 200Mhz
300 MFLOPS double-precision @ 200Mhz
- ◆ The C7x would be an on-chip solution with fast access to Dmem.

Con:

- ◆ TI plans on late Q2 '97 tape-out. Some risk if they slip.
- ◆ Unlikely option if TI is not our ASIC vendor.

Page 3
November 11, 1998

Bali Offsite II

Scalar Unit Options

Option 1a:
A processor core provided by our ASIC vendor.

Pro:

- ◆ Would provide a design flow integrated with the vendor.
- ◆ Would be an on-chip solution.

Con:

- ◆ Current likely vendors (other than TI) do not seem to have a solution that meets the requirements.

Page 4
November 11, 1998

Ball Offsite II

Scalar Unit Options

Option 2:
A core provided by a third party design house, internal MIPS core, or home-grown design. Includes using TI with a different ASIC vendor

Pro:

- ◆ Would be an on-chip solution.

Con:

- ◆ Would have to find reliable third party design house that we could work out a design flow with.
- ◆ An internal MIPS port or home-grown design has increased complexity and risk.
- ◆ TI has not decided yet about licensing their core to another vendor

November 11, 1996 Page 6

Ball Offsite II

Scalar Unit Options

Option 3:
Off the shelf micro-processor external to the G chip.

Pro:

- ◆ Processors with 200Mhz operation and floating point are available.
- ◆ Off the shelf micro-processor probably has better ^{boards} caching system than on-chip solution.
- ◆ Low risk for obtaining chips and development tools.


Con:

- ◆ Data rate to/from Dmem affected due to connection thru a 64-bit muxed address/data bus running at 100Mhz
- ◆ Increased pinout over internal solution. Increased cost?

November 11, 1996 Page 6

SGI Confidential

Vector Processor




VP	= 1M gates,	170K bits,	272 sq mm
VU	= 250K gates,	9K bits,	34 sq mm
DMem	= 5.8K gates,	384K bits,	24.4 sq mm
VI\$	= 6.3K gates,	134K bits,	15.34 sq mm

SGI Confidential

Vector Unit Pipeline

250K gates for 2 threads
34.4 sq mm



SGI Confidential

rog 11/9/96

PE Design Notes


Rob (Skip) El-Kareh

Gloria (Globot) Lau

Erik (Bowzer) Lindholm

Paul (Ironman) Thilking

Mark (Flyboy) Young




PE / Top Level Block Diagram

November 11, 1996 4:05 pm

Bali Offsite Notes

SGI Confidential 10



Geometry Block / Internal Block Diagram

PE Functional Goals

- GE interface to Omega Network
 - Includes interface to Convert/Merge
- Pixel conversion, reformatting, and distribution
 - Input (IEEE Float, U16, U8), start aligned, no garbage
 - Output (S10E5, U16, U8), first pixel word aligned start of each packet
may happen in two in GE
- Bitmap unpacking, reformatting, and distribution, non-opaque and opaque, pixel packet per bit

November 11, 1996 4:05 pm

Ball Office Notes

- Rasterizer State Management
 - Write / WriteThrough
 - Dirty Bits per State Set
- R Chip Synchronization
 - Broadcasts SyncID to R chips when Geometry is received before SyncFlag is cleared

Used for texture download

November 11, 1996 4:05 pm

Ball Office Notes

- Geometry primitive processing and distribution
 - Standard OpenGL primitives (with swap)
mesh for this GL
 - PolygonMode, line and point generation
 - PolygonOffset, dz/dx & dz/dy, with scale and bias (may incur slight penalty)
 - LineStipple counter, major and true lengths, with first vertex of each segment
 - Clip exception processing (sent to GE, *WILL incur significant penalty*)
We get extra info w/ vertices, so we can skip it back in this case.
 - Backface cull before clip
 - Zmin/Zmax/Hitflag for select
 - Bounding box coverage generation per primitive (including lines)
 - Feedback on Host or in GE *May be handled in GE or host*

November 11, 1996 4:05 pm

Ball Office Notes

- Assumptions
 - R Handles: stippled line rasterization, wide stippled lines, wide points, AA lines and points
 - Bounding Box rasterizer selection is good enough for lines
- Open Issues
 - Who handles rasterization of Constant Multisample Points (Lightpoints)
 - What is the true benefit of R state shadowing? What is the state size? Can it be grouped into sets? Could it be better managed in N Chip?


Material changes for per vertex lighting...?

November 11, 1996 4:05 pm

20 of 20

SGI Confidential



12




Pixel feedback

GE -> Out goes out omega net & back (saves pins)

13




10-Node Configuration




Was single 486 net.

Three 16-bit Channels Into and out of each Node




20-Node Configuration



12 N chips.

40-Node Configuration



notice imbalance of ios.


Could use 4 chips, but no fair division.

SGI Confidential

N-Chip Issues

- * **Bandwidth and Latency**
We can get more bandwidth with deeper FIFOs.
We can get better latency with shallower FIFOs.
- * **Packet Ordering**
N-Chips can guarantee order within a channel, but there is no coordination between channels.
- * **System-level Deadlock**
Example: network clogged by texture requests so it cannot send texture responses.

One solution: virtual channels...one class can go when the others are blocked.
- * **Flow Control**
Throttle wire or credit scheme.
Will need separate one for each virtual channel.
- * **Error Handling**
At least want error detection.
Correction: ECC or retry protocol.



Large # of tiny pds.
Small # "large"

Packet Ordering

Only one path from Node A to Node B within Omega network, so packets on any one channel arrive in order.

But there is no ordering control (and wide latency variation) between 16-bit channels.

Most transfers are self-descriptive and do not care about ordering:

Texture requests
Texture responses
Video requests
Video responses
R → G Flow control

Others will have to cope using sequence numbers.

Because of latency variations, better to resequence after buffering...no waiting!

System-Level Deadlock

As network clogs, we need a way to relieve backpressure.

Must give precedence to "downstream" messages (e.g., responses instead of requests).

Virtual channels (sharing the same wires) is traditional way to allow high-precedence messages to flow despite snarl of low-precedence messages.

Virtual channels imply:
Separate buffering
Separate flow control
Intermingling between virtual channels (each transfer identifies its virtual channel)

We need to identify all possible deadlocks!

We need to categorize packets into virtual channels to assign precedence.

Example:

High	Medium	Low
Video request	Texture request	Triangles
Video response	R → G Throttle	Vertexes
Texture response	Pixel read data	Read requests

SGI Confidential

Flow Control

Sometimes node cannot accept packets.
Example: R-chip can be overwhelmed by texture requests or pixel reads or triangles.

Need to be able to refuse packets.

Triangles handled by higher-level mechanism:
Throttle packets from R→G.

Others handled by flow control wires. + one per VC.

Two schemes:

Throttle: shut up ASAP.

Credit: keep track of receive buffers

Credit is more effective...hides the latency...but it presumes one set of receive buffers. If we have multiple FIFOs behind each input, credit scheme gets complicated.

Throttle scheme always works, but must set high-water-mark lower to skid due to latency.

Error Handling

Source-synchronous signalling can have errors unless it is tuned perfectly.

During bringup, "perfect tuning" can take months to achieve. Error correction can allow this effort to proceed in parallel with debug, not in series.

At least two possible schemes:

Error-correcting codes

Retry

Before we choose, we need to understand what kind of errors we expect.

ECC requires less hardware, but fixes fewer errors. It is well-suited to single bit errors, not bursts.

Retry requires a lot of hardware...big send buffers. More robust in case of many errors.

In both cases, handling errors at a finer grain requires less RAM...correct or retry micropackets..

N Chip Estimate

10 input ports, 10 output ports, 16-bit/port

Die size:	14mm x 14mm
Total standard cell gates:	325.6K gates
Total ram bits:	125.0K bits
Total signal I/O:	~480 pins
Total package I/O:	~900 pins
Core frequency:	143MHz

Input unit (SSR, cmd decodes, flow control)
Error handling (error detection and correction)
Performance monitor
diagnostic logic
Output unit (SSD, output arbitration)
Virtual channel0 fifo (100 x 40 x 16)
Virtual channel1 fifo (100 x 40 x 16)

SGI Confidential

Ball Documentation Methodology

Mark Leather

Silicon Graphics - Confidential

How was Kona documented?

- Initial architecture documentation was done in showcase
- This was later turned into (official) framemaker spec documents for each ASIC
- Consistency of style was achieved through a published set of guidelines
- Templates/style sheets were made available to help enforce guidelines
- Externally generated documentation was imported by hand into framemaker
- Web site created using third party frame-to-html utility

Silicon Graphics - Confidential

Kona register spec language

- Mark Grossman proposed a database language for describing registers
- Utilities were written to parse this language and create include files for C and verilog
- Mark Leather later extended this to generate a web site containing drawings and descriptions of each register and field
- The register web site was very heavily used
- Incorporating this into framemaker documents created a problem. Register drawings needed to be converted to eps and imported into framemaker. Register and field descriptions needed to be re-written by hand.

Silicon Graphics - Confidential

What did we learn?

- Formatting guidelines were only loosely adhered to
- Framemaker documentation took up a considerable amount of the designers time
- Much of the documentation was done after chip tapeout, when it was least needed
- Showcase documentation was poorly organized and difficult to find
- Web conversion mechanism sometimes did not work
- Importing the register stuff took so much work that it somewhat nullified the original objective.
- Everyone hates framemaker!
- Whole documentation process consumed vast amounts of paper

Silicon Graphics - Confidential


SGI Confidential

Ball documentation methodology

- Extend register definition language to cover everything
- Ball documentation will consist of a hierarchical database containing node types for registers, interfaces, chips, chip blocks, algorithms etc.
- Database spec format will be ASCII
- Multiple levels of include will be supported such that each designer can work on his/her part of the database.
- A node linking facility will prevent duplication of work wherever possible, e.g. the description of "Z Buffering" only needs to be entered once.
- Any fields requiring more than 2-3 lines of text or HTML, can be imported, allowing the use of existing HTML editors such as Webmagic, Cosmo Create or Navigator Gold.
- Database used as input to a new tool which will create a complete web site


Silicon Graphics - Confidential

Ball documentation process



Silicon Graphics - Confidential

What does a typical documentation database look like?



Silicon Graphics - Confidential

Node types currently supported

- system:** This describes the complete system
- board:** This describes a board within the system
- chip:** This describes an ASIC within the system
- chiplet:** This describes an ASIC partition entirely owned by one design team
- block:** This describes a smaller ASIC partition, usually related to a specific verilog module in the design hierarchy
- interface:** This describes a set of wires linking two or more blocks, chiplets or chips
- feature:** This describes, in algorithmic terms, a specific feature of a block, chiplet, chip or system (such as Z buffering).
- packet_grp:** This describes a set of multi-clock packets belonging to a given interface
- packet:** This describes a specific packet in the packet group
- register_set:** This describes a set of registers belonging to the same address space
- register:** This describes a specific register in the register set
- rfield:** This describes a field of an interface, packet or register
- misc:** This is a general node reserved for information which does not fit in any of the above categories. New node types may get added in order to better categorize this information as required.

Silicon Graphics - Confidential

What does a database node look like?

type: [] name: []

short_description: []

medium_description: []

long_description: []

parameters: []

attributes: []

attributes: []

attributes: []

attributes: []

HTML

html

like num bits on a reg

Silicon Graphics - Confidential

What does a typical spec file look like?

```

#
# Next generation high performance
# graphics system.
#
system {ball} {
    long_desc = "Ball.html";
    designer = "Mark Leather";
    designer_email = "mark@sgl.com";
    include("../chips/g/chip.spec");
    include("../chips/g/nochip.spec");
    include("../chips/u/nochip.spec");
}
    
```

medium description for node

node type

node name

parameter list goes here

short description for node

file name of long description

node attributes

include files for sub-nodes

Silicon Graphics - Confidential

How do we allow the spec language to evolve

- The language should be general enough to allow new node types and node attributes to be added or removed at any time during the project cycle
- It is very important not to break the document tree when new features are added
- Node attributes are assigned a priority -- "optional", "recommended", "required" or "not recommended". A missing attribute generates a warning if "recommended", an error if "required". A specified attribute generates a warning if "not recommended".
- New required attributes are initially prioritized as "recommended"
- Attributes to be deleted, are re-prioritized as "not recommended"
- Wait one or more weeks until the documentation is warning free -- then upgrade the new attribute to "required", or remove old attribute
- A web site will give a dated list of all spec language changes

Silicon Graphics - Confidential

Printed output

- Printed output should be made possible, but actively discouraged
- Requires a book spec file -- this sequentially lists all nodes to be printed
- Printed output will be in the form of a book, consisting of a list of contents, and a set of pages, containing a list of cross references at the bottom of each page.
- All hyperlinks will be converted into cross references. A cross reference consists of a page number, if the reference exists in the current book, a list of book titles and page numbers, if the reference exists in other books, and a URL for the online version of that reference.

Silicon Graphics - Confidential

Getting Started

- Official Bali Documentation Web Site
Look for this under the Bali Web Site in the next few days
- Language specification
Look for a fully hyperlinked language spec in the Bali documentation site
Until this is available, a text based spec is available on the Bali tree under
gfx/BALI/tools/nreg/spec
- Example spec file
An example spec file is available on the Bali tree under
gfx/BALI/tools/nreg/test
The resulting generated web site can be seen in
<http://tequila.rtap>
- HTML generation software
This can be found on the Bali tree under
gfx/BALI/tools/nreg/
The usage is
nreg <specfile> -h <destination_dir> <destination_url>

Silicon Graphics - Confidential

SGI Confidential

2c


Trial layouts, etc.

Bali Simulation

Define Design
Understand Risks

Put It Together
Sanity Check

Exhaustive Verification
Push Physical Design



SGI Confidential

21

R Chip Team

Patrick Law
 Chris Migdal
 Dave Migdal
 Ray Migdal
 Ed Chen
 David Wang
 Allen Atin
 Chase Garfinkel
 Nabesh Dandapani
 Mark Grossman
 Phil Lacroute
 Alex Minkin
 John Montrym
 David Tannenbaum
 Kent Wells
 Rob Weller
 Mark Weather
 (M Chip)

Home Page: <http://b7.and/bali/trees/doc/chips/r/index.html>

Requirements

Area-optimized fast SDRMs

Issues

Real "M" network simulations
 On-the fly texture compression
 Need to simulate new fog, lighting
 Multiple GS injection

External Parts

428 MHz clock generator
 143 MHz 512Kx32 SDRAMs; also 1Mx16 and 4Mx16 SDRAMs
 M chips :-)

Examine for ram.

New Functionality

Extended range & precision color components (s10e3 float)

Per-pixel lighting

Fog is a function of Range & Elevation

2 Active Textures

Space-varying convolve

Performance

143 MHz clock (SDRAM vendor consensus)

1 pixel per clock polygon fill rate (2 tex, alpha-blend, z buf)

1 pixel per clock drawpixels

1/2 pixel per clock accumulation


1/6 pixel per clock 7x7 convolve

4 pixel per clock clear

64 bits per clock texture download (indep of Tex format)


SGI Confidential

R Block Diagram



11/10/96

SGI confidential



Eye-space Barycentric Coordinates

$$f = A \cdot f_0 + B \cdot f_1 + C \cdot f_2$$

* color, normal, eye-space depth

$$A = \frac{a/w_0}{a/w_0 + b/w_1 + c/w_2}$$

$$B = \frac{b/w_1}{a/w_0 + b/w_1 + c/w_2}$$

$$C = 1 - A - B$$

* texture coordinates

$$A = \frac{a/w_0}{q_0^2 a/w_0 + q_1^2 b/w_1 + q_2^2 c/w_2}$$

$$B = \frac{b/w_1}{q_0^2 a/w_0 + q_1^2 b/w_1 + q_2^2 c/w_2}$$

$$C = \frac{c/w_2}{q_0^2 a/w_0 + q_1^2 b/w_1 + q_2^2 c/w_2}$$

* screen-space depth

$$A = a$$

$$B = b$$

$$C = c$$

where

$$a = \frac{A(p_1, p_2)}{A(p_0, p_1, p_2)}$$

$$b = \frac{B(p_1, p_2)}{A(p_0, p_1, p_2)}$$

$$c = \frac{C(p_1, p_2)}{A(p_0, p_1, p_2)}$$

$$c = \frac{C(p_1, p_2)}{A(p_0, p_1, p_2)}$$



$$c = \frac{C(p_1, p_2)}{A(p_0, p_1, p_2)}$$

assumes q
sends $\frac{1}{w}$, q/w

250Ks 1st scan conv.
350Ks 2nd "

May need to go to
multi-pass scan
conv to save gates.

SGI Confidential



Bit Unpacker

Supported Format

L_4N0, L_4N1, L_4N2, L_4N3	RGBA_16
LA_4L, LA_4H	RGBA_16
L_8L, L_8H	RGBA_16
LA_8	RGBA_16
L_12	RGBA_16
L_12A_4	RGBA_16
R5C4B5	RGBA_16
RGB_5A_1	RGBA_16
RGBA_4	RGBA_16
L_16	RGBA_16
LA_12	RGBA_16
RGBA_8	RGBA_16
RGB_10A_2	RGBA_16
RGB_12	RGBA_16
RGBA_12	RGBA_16
L_S10E5	RGBA_S10E5
RGB_S10E5	RGBA_S10E5
RGBA_S10E5	RGBA_S10E5
RGB_compressed	RGBA_16
RGBA_compressed	RGBA_16

SGI Confidential





Texture Subsystem

- * Overview
- * TRG
- * TRF
- * TAC
- * TRB
- * TFI (dignam)
- * Size
- * Issues

Texture Request Generator (TRG)

Texture Subsystem Overview

Texture Response FIFO (TRF)



R Lighting

R Lighting

Amy Migdal
David Wang

John Airey
Avi Eleiweiss
David Rlythe
Bob Drebin
Erik Lindholm
Mark Peercy
David Tannenbaum

<http://b7.and/bali/trees/doc/chips/r/lighting/lighting.html>

Bali Offsite 2

R Lighting

Functionality

- Lighting
- Texture Environment
- Fog
- Alpha and Mask Logic

Bali Offsite 2

R Lighting

Features

- full speed (143 Mpixs/sec)
- per-pixel lighting (Blinn-Phong)
- tangent space bump mapping
- environment (cube) mapping
- texture as material color or specular shininess
- two-sided lighting
- normal vector bypass
- distance attenuation
- spot light attenuation

Bali Offsite 2

R Lighting

Features, cont.

- two texture environments
- range based fog
- altitude base fog
- dithered alpha-to-mask conversion
- dithered sample mask
- alpha-to-one
- alpha function

Bali Offsite 2

SGI Confidential

30

W O

R Lighting

Per-Pixel Lighting

Implemented in Lighter:

$$Lc = Att * SpotL * Cl ($$

$$+ Am * (N.L)$$

$$+ Sm * (N.H)^2$$

$$)$$

$$SpotL = (S.-L) > \cos(CUT_OFF_ANGLE)?$$

$$(S.-L) * SPOT_EXP : 0$$

$$= 1 \text{ if disabled}$$

Implemented in TEV:

$$C = Em + Am * As + S * Lc + Sm * Ex$$

Note: X means X can come from texture

Ball Offsite 2

R Lighting

Fog Calculation

$$range = \sqrt{x^2 + y^2 + z^2}$$

$$deltaaltitude = AltitudeEye - Altitude$$

$$f = \exp(|FogEye - Fog| * range * 1/deltaaltitude)$$

Fog values are determined by indexing LUT at altitude of eye and altitude of fragment.

Ball Offsite 2

R Lighting

Texture Environment

$$Cv = A * Cf + B * Ct + D$$

Implements lighting equation

Implements TEV functions, including ADD

Replace Fragment: A = 1 B = 0 D = 0
 Replace Texture: A = 0 B = 1 D = 0
 Modulate: A = Ct B = 0 D = 0
 Blend: A = -Ct B = Ct D = -Ct
 Replace: A = -At B = -Ct D = -Ct
 Add: A = 1 B = Ct D = Ct

Ct: texture color
 At: texture alpha
 Cf: lit fragment color
 Cs: constant color
 Cb: bias color

Ball Offsite 2

R Lighting

Precision

Nxyz, Lxyz, Rxyz - S15

Colors - (s15e5, s11e5, s11e5, s15e5)

Att - 0.16

texture - (s15e5, s11e5, s11e5, s15e5)

texture as normal - clamp to S15

Ball Offsite 2

SGI Confidential

R Lighting

Precision, cont.

mask	- 8
X,Y,Z (screen)	- {12, 12, s31}
dxdx, dzdy	- s15
exp	- 5
X,Y,Z (eye)	- s23
altitude (eye)	- 12

Ball Offsite 2

R Lighting


Issues

- Spot light aliasing - linear fall-off?
- pre-lighting TV?
- Interpolated Att OK?
- Approximate range for fog OK?
- Z-based fog also necessary?
- Can per-pixel lighting be used instead of dedicated fog hardware?


Ball Offsite 2

SGI Confidential

LTF Block Diagram



Lighter Block Diagram




$$Lc = Att \cdot SpotL \cdot CI \left\{ \begin{array}{l} Am \\ + Dm \cdot (N.L) \\ + Sm \cdot (N.H)^n \end{array} \right. \quad \begin{array}{l} // distance \cdot spot \text{ light attenuation} \cdot \text{light color} \\ // ambient \text{ material} \cdot \text{ambient light} \\ // diffuse \text{ material} \cdot \text{diffuse light} \\ // specular \text{ material} \cdot \text{specular light} \end{array}$$

ic = interpolated color
 $t0/t1$ = textures
 $*_f$ = front material color
 $*_b$ = back material color

SGI Confidential

Texture Environment Block Diagram




Ct: texture color
At: texture alpha
Cf: lit fragment color
Cc: constant color
Cb: bias color

Replace Fragment:
Replace Texture:
Modulate:
Blend:
Decal:
Add

A = 1	B = 0	D = 0
A = 0	B = 1	D = 0
A = Ct	B = 0	D = 0
A = -Ct	B = Cc	D = Cf
A = -At	B = At	D = Cf
A = 1	B = Cc	D = Cb


SGI Confidential

Fog Block Diagram



SGI Confidential

Alpha and Mask Block Diagram



SGI Confidential

FRU Functions

- * Stencil, depth, blend, logic-op non-multisampled pixels
- * Supported fb formats:
S1DE5, RGBA12, LA16, CI16
- * Accumulation buffer
- * Fast clear
- * Pass fragment info to M chips, receive resolved color from M
- * Automatic & explicit Z cull
- * Calligraphics
- * In-place copy & blend
- * Partial resolve for multipass shading

22

SGI Confidential

32

FRU Performance


- * One depth/stencil tested, blended pixel per clock
- * One accum buf operation every 2 clocks
- * Fragment packet from ltf = 180 bits
- * Desired 1 pixel/clock performance = 143 MPixels/sec
- * Pixel = (RGBA, SZ) = $16 \times 4 + 32$ = 96 bits
- * RW of a pixel = 192 bits/clock = 3400MB/sec peak

25


SGI Confidential

FRU sdram Memory Map

Rev 1 11/11/96



SGI Confidential



FRU Block Diagram
Rev 1.2

SGL Confidential

Rev 1 11/11/96



25

FRU Issues

- * Tiling & load balancing**
- * Better solution for pixels-in-flight problem?**
- * FRU_TRB data**
- * Final supported pixel formats/conversion**
- * Additional blend functions?**
- * Alternative implementations**

R SDRAM Interface

R SDRAM & Network Interfaces

David Wang
John Montrym

http://b7.asd/ball/trees/doc/chips/r/rind_offsite2.sc

Bali Offsite 2

R SDRAM Interface

Vital Statistics

8 32-bit wide SDRAMs

BW = 143MB/s * 32bytes * 80% = 3660 MB/sec

- 360MB/sec in G FIFO write
- 360MB/sec out G FIFO read
- 70MB/sec out video refresh
- 1054MB/sec out texture response (1280x1024x72Hzx6bytes, 8R)
- 1816MB/sec in/out framebuffer (limited by chip I/O)

(ref: doc/chips/r/bw.txt)

Memory size per R = 16MB (use 512Kx32 SDRAM)
32MB (use 2x16x16 SDRAM)
128MB (use 2x4Mx16 SDRAM)


Bali Offsite 2

R SDRAM Interface

Design Goal

- Command queue based interface allows fire-and-forget protocol
- Dedicated queues for texture and framebuffer access
- Separate queues for SDRAM bank A and B to hide page miss latency
- 256-bit atom access allows zero overhead bank switch
- Round-robin arbitration with flow control
- Display request has the highest priority
- Display request can lock the current SDRAM to allow random access within the same page

Bali Offsite 2



R SDRAM Interface

Issues

Max display response latency

Burst size = 2 to allow issuing new page activate command in the middle of transfer?

Bus bandwidth

- framebuffer (A+32)*8/32*8
- display processor A/32
- G FIFO read A/32
- G FIFO write A+32
- texture prefetch A/32*8

Support 4-bank SDRAM?

Performance optimized arbitration

Bali Offsite 2

R Network Interface

Vital Statistics

Three 16 bit @ 143MHz*3 input and output channels

BW = 143MHz*3*2bytes*3 ports*75% = 1930MB/sec

R chip input budget

- 360MB/sec in triangle FIFO
- 9MB/sec in video requests (rough: 1280x1024x72Hz 8 R system)
- leave 1561MB/sec for texture req & responses assume 15% tex req overhead
- > 1170 MB/sec for texture data (responses)

R chip output budget

- 48MB/sec out video responses (1280x1024x72Hz*bytes, 8R)
- 1561MB/sec out texture req & responses

Bali Offsite 2

R Network Interface

Design Goal - rcv

Match or provide higher BW than Bali net

Individual flow control for

- texture response packet
- display request packet
- G FIFO write packet

Throttle-back message for G->R flow control


Round robin among channels

Need to re-sort packets from a specific G

Half tile response per (R) cycle

- we can achieve ~0.7 tile per cycle

Bali Offsite 2



R Network Interface

Design Goal - xmt


Display response has the highest priority

Round robin arbitration for others

Half texture request per (R) cycle

- we can achieve one texture request per cycle

Ball Offsite 2



R Network Interface

Gate Count

Component	Area	Percentage of total chip core
adram	290.0K gates	2.7%
ram	0.0K bits	
area	12.35 sq-mm	
xmt	261.1K gates	4.5%
ram	24.0K bits	
area	21.11 sq-mm	
rcv	279.0K gates	2.5%
ram	0.0K bits	
area	11.62 sq-mm	

Ball Offsite 2

R Network Interface


Issues

- Three narrow N channels overhead
- Throttle-back flow control scheme
- Force a given G to use specific channel?
- avoid sorting G packets
- Error detection/correction
- Need high speed (214.5MHz) SRAM for N write

Ball Offsite 2

S0861562






RAM: 256 x 32 bits for FIFO
 FFLOPS: 64 current_request
 9 fifo rd pointer
 9 fifo wr pointer
 1 state bit for FSM
 1 request_valid
 1 rsp_busy

Clock count: 1 to get to front of FIFO,
 1 to get out of FIFO into Request FSM
 2 in the FSM.

SGI Confidential


48

1




SGI Confidential
49

2



SGI Confidential 50

3



SGI Confidential

Overview

Scalar core programming environment
Pixel operation performance

Throughput
Setup

Open issues

Scalar Core
Pixel path

Scalar core

We are assuming:

200 MHz performance
RISC instruction set
Fast immediates & bitwise ops
Floating point support C compiler
Simulator w/ interactive debugger

Register writes

Immediate to G chip: 1 cycle
Immediate + mask to PE: 2 cycles
Fast interface to G & vector units
What if the core is external?

G chip register reads
Round-trips / semaphore checks
Low entry-point overhead

arm used to have unnecessary caller state to stack.

Pixel Peak: Simple stuff

(Assuming DUPLO interface) → *New Logic Coding #1's*

RGBAS DrawPixels 325 MPix/s
RGBAS ReadPixels 283 MPix/s
RGBAL2 copy 1000 MPix/s
In-place 536 MPix/s
Not in-place

Pixel Peak: Useful stuff

(Assuming DUPLO interface, 8 R's)

RGBA12 copy 350 MPix/s
5x5 convolve 121 MPix/s
11x11 convolve

SGL Confidential

52

52

Pixel Setup: GI & GE

Write from host
 IDMA Engine: ~20 cycles
 Address, width, skip
 Debubblor: ~250 cycles
 Dead bytes for scan lines
 Converter: ~80 cycles
 Input/output type
 Command table:
Total: ~100 cycles
450 cycles
Read to host
 Fetch unit: ~150 cycles
 SDRAM addr, x, y, width, height
 Converter: ~80 cycles
 Source type, dest type
 ODMA Engine: ???

Pixel Setup: PE

Write from host:
 Input/output types
 SDRAM addr
 x, y, width
 Reload from scalar: ~150 cycles
Copy & Read ops:
 Nothing? 0 cycles?

Pixel Setup: R Chip to TFI

Promoter ~8 registers
 Incoming format
TRG ~8 registers
 Texture filter mode
 (convolution / color matrix)
TFI Filter mode ~4 registers
TFI Multiply/accum
 121*4 coefficients (max) 242 words
 4*4 coefficients (matrix) 8 word

Pixel Setup: LTF & IMP

LTF Pre-LUT scale/bias 8 registers
LTF LUT/histogram 8 registers
 Configure
 Load from SDRAM
LTF Post-LUT scale/bias 8 registers
 8 PE shadow reg writes ~16 cycles
IMP Converter 4 registers
IMP Color Mask 3 registers
IMP Blending Mode 1 register

Pixel Setup: R Chip Total

Total: 51 registers
Excluding convolve coefficients
If written from scalar:
Writes alone: ~100 cycles
Get from EMEM: ???
Compute: ???
Should happen on mode change

Pixel Setup: Misc

DrawPixels overhead
Lazy mode stuff etc: ~180 cycles
Draw textured rectangle
Send directly to PE ~200 cycles
Restore G state
< 8 register writes 16 cycles
Restore PE state
Polymode etc. 16 cycles?
Restore R state
Is this necessary every time?
2 copies of shadow on PE?
Other lazy validation scheme?
Leave PE shadow in geometry state?
Pixel context switching expensive 4

Pixel Setup: Useful draws

DrawPixels (no transfer modes)
G chip setup: 700 cycles
R chip setup: 800 cycles
State restore: ??? cycles
Total: 1.5K cycles
Ops/sec: 133 K
DrawPixels (convolve)
G chip: 700 cycles
R chip (download): 800 cycles
R chip (draw): 800 cycles
Draw rectangle: 200 cycles
State restore: ??? cycles
Total: 2.5K cycles
Ops/sec: 80 K

Pixel Setup: Useful copies

CopyPixels w/ LUT & scale/bias
Copy to scratch: 200 cycles
Configure R chip: 800 cycles
Draw rectangle: 200 cycles
Total: 1.2K cycles
Ops/sec: 166 K
CopyPixels w/ small convolution:
Copy to scratch: 200 cycles
Configure R chip: 1000 cycles
Draw rectangle: 200 cycles
Total: 1.4K cycles
Ops/sec: 140 K
CopyPixels w/ LUT & convolve
Configure R chip (twice): 1800 cycles
Draw two rectangles: 400 cycles
Total: 2.2K cycles
Ops/sec: 90 K

SGI Confidential

Biggest Unresolved Issues

Scalar core

Are our expectations realistic?
What if it's external?

Code space / cache requirements

Pixel Path

More specifics on setup

Software design

R chip control / cycle cnts

HW state management

Mode change speeds

What can we simplify?

Pixel textures

Multiply/accumulate


Multiple spigots

55

SGI Confidential
55

Geometry Path

SGI Confidential




Geometry Path (cnt'd)

- o What's new:
 - Better surface to vertex integration
 - Per-pixel lighting support
 - No overhead primitive switch
 - Parallel matrix operations
 - Double buffered xform state
 - Multiple projection and viewport definitions

Software Development Environment

- o G software simulator for ucode development
- o Vector code scheduler, assembler (back end)
- o Scalar and vector code separated, shared headers

SGI Confidential



Pixel Ordering

Maximum number of D Chps in a system
32 Channels max.
16 D Chps provide 32 channels
- 8064 only (15-pin tin connectors)
8 D Chps provide 16 channels of hires output
Possibly a 64R system could have 32 hires
output on 8 taps.

Latency Issues
What is the maximum number of requests that are in
line ahead of your request?

In a 32-channel system, clearly 31 requests could be
ahead of yours.

Assuming an 80 for tag, overlay, and three for
color - 80 accesses/packet

2560 memory accesses; 31 clock ratio to omega;
1680 omega clocks + latency = 9000 omega clocks

The one touch channel could be 13800/024 (100Hz)
9000 omega clock = 2000 pixels @ 100Hz/2

Therefore we need to prefetch about 2000 pixels ahead
and account for them all coming back in one burst.

Design Issues (cont.)

```

Large Format Projectors (2500x2048) require pixel rates of 500MHz
Transfer 8K of 408Mpix/sec

Image Formats:
16-bit per channel (1-3 channels per component) 616/743/242 Npix/s
Unsigned 12-bit
Signed 15-bit (for conversion to YUV)
12-bit per channel (2 or 4 channels per component) 440/242 Npix/s
Unsigned 12-bit
Signed 15-bit

Calligraphies:
Push-mode response packet
Push-mode response code
Push-mode response data
Just pass the data to DND

Color Map
1 16 Map
4 256 Maps
1 16 Map (PUP)

DNC Frequency
250MHz per channel
500MHz by muxing two pixels per channel

Overlay Compositing
One channel is baseplane information
Other is overlay with alpha
Compositing happens in the magnify unit.

TypePipes
Allow raw digital video in one port to be passed to the other DDC port.
Allow Monitor Assist - Allow for accessing patches of 8-chips.

```

Gate Count Estimates:

total_gates: 691K gates		total_ram: 1517.1K bits	
Area Estimate: 17.63 mm x 17.63 mm total			
Logic I/P:	21.5K gates	0.00K bits	0.3% of total
Video Request:	9.1K gates	0.00K bits	0.2% of total
Video Receiver:	277.4K gates	517.10K bits	27.4% of total - Inc. Minify
Line Buffers:	10.6K gates	769.00K bits	31.4% of total
VDPs:	201.2K gates	0.00K bits	2.9% of total
Magnify	126.2K gates	0.00K bits	1.8% of total
Cursor	25.2K gates	16.00K bits	2.2% of total
VDP Convert	11.2K gates	0.00K bits	0.9% of total
Gamma RAMs	13.2K gates	216.00K bits	16.5% of total
Hypertype Rux	10.6K gates	0.00K bits	0.2% of total
Global Logic	5.6K gates	0.00K bits	0.1% of total
Pin Counter:			
OSG Interface:	18 x 6 = 108		
OSG DAC	48 pool x 4 = 192		
OSG DAC Control	20 lvtl x 2 = 40		
IFC	14		
Glucose	16		
D/PDP1	3		

2x terms of area: RAM: 1517mm²
 per 20mm² = 75.85mm² - 80mm²
 The area is totally driven by RAM alone.
 Circuiting RAM with 40% is a big win.
 30% of RAM is input buffers.

Who's doing what:

Andrew Bowen
Input/CNAPS/Minify
B2 Hutchins
Verification & VOF Specification
Dan McLachlan
Manager
Dave Naegle
Line Buffers/Magnify/Gamma/Cursor/Clocks/Hyperpipe
Ed's mystery helper
Helping Ed
Mystery Person #1
VOF/Senlock Design & PD
Mystery Person #2
Simulation & Board Design
Mystery Person #3
QESR Interface/DID/Router/global

VOP design will follow in footsteps of VOCI

minimizes changes to compiler/combiner

current signal generation capabilities work well



Signals	Edges	Comments
1 VSYNC	4	
2 HSYNC	4	
3 TVSYNC	4	tri-level sync
4 CSYNC	8	
5 GENLOCK	8	for dedicated genlock sync
6 BLANK	6	
7 VIDEO_ACTIVE	6	
8 FIELD_START	2	
9 FRAME_START	2	
10 LINE_START	2	
11 STEREO	2	has programmable delay
12 PHASE_DETECT_EN	2	for genlock
13 DIDLOAD	2	
14 INT0	2	INT0+INT1 encode 3 interrupts
15 INT1	2	
16 REQUEST_EN	2	
17 SPARE0	2	must have spares this time!
18 SPARE1	2	
19		

Total Edges: 64


Target Video Formats and Combinations

Format	Bandwidth	Combination	Max
S, M and L (one tap required):			
640x480_72	=	32 Mp/s	X2 0 RGB16
800x600_72	=	32 Mp/s	X2 0 RGB16
1024x768_72	=	43 Mp/s	X2 0 RGB16
1280x1024_72	=	104 Mp/s	X2 0 RGB16*
1600x1200_72	=	153 Mp/s	X1 0 RGB16
1280x1024_120	=	174 Mp/s	X1 0 RGB16
1920x1200_72	=	183 Mp/s	X1 0 RGB16
2048x1152_72	=	187 Mp/s	X1 0 RGB16
1280x1024_180	=	260 Mp/s	X1 0 RGB16
XU (two taps required):			
600x1200_120	=	254 Mp/s	X1 0 RGB16 + B16
800x1200_120	=	318 Mp/s	X1 0 RGB16 + B16
1024x1200_120	=	416 Mp/s	X1 0 RGB16 + B16
2560x2048_72	=	416 Mp/s	X1 0 RGB12 + B16
Pixel Packet Bandwidths:			
RGB16	=	237 Mp/s	
RGB12	=	237 Mp/s	
RG16/BA16	=	343 Mp/s	
RG12/BA12	=	441 Mp/s	
X16	=	618 Mp/s	(single component)

*If we add RGB10/12 we can probably seek out 3 1280x1024_72's from one tap (1280x1024_60 for sure).



SGI Confidential
CO




SGL Confidential

61

61

Hilo Base IO (MIO)
internal acs
external acs
4 serial
2 kbd
2 msc
parallel
headphones
microphones
audio stereo in/out
enet
ADAT in/out
genlock in/out
speaker power
digital in/out
interrupt in/out

Line 31 Oct 98



6/11

Bali Configurations

[illegible]

15/1

- Duplo IO**
1. Internal PCI?
 2. External "X-Box" expansion via Xtown
 3. Base IO = ?
 4. Disks?





Bali Base IO
internal scsi
external scsi
2 serial
kbd
mse
parallel
headphones
microphone
audio stereo in/out
enet

Bali Extended Base IO
 internal scsi
 external scsi
 4 serial
 2 kbd
 2 msc
 parallel
 headphones
 microphone
 audio stereo in/out
 enet
 ADAT in/out
 genlock in/out
 speaker power
 digital in/out
 interrupt in/out

Lima 31 Oct 98

SGI Confidential


62




SGL Confidential

63

64



U/11



U/11

Rail Major Product Design Tenets:

1. Integrated = Lowest Cost
2. Modular = Highest Flexibility
3. Define the configurations needed and packaging will follow.
4. Rack optimization limits sex appeal (shape, airflow, etc.)
5. Kego and Kcar represent current standards for IO, density, etc.

Rail Major Product Design Questions:

1. Board/chip/module level interconnect feasibility and size, service, assembly, cost
2. Power/Cooling requirements of worst case Ball
3. Power supply leverage/new development
4. Ball - Integrated or Modular - optimize for what configs?
5. Duplo IO for deskside - integrated Xtalk IO and disks or Xcar and Diskcar? (assume we need Xtalk bandwidth for video/compression etc.)

U/11

SGI Confidential

65

The M Chip

Mark Leather

Silicon Graphics - Confidential

What is the M chip?

- The M is a hybrid ASIC containing ~100K gates of standard cell area, and 10 MBits of DRAM arranged in four banks of 2.5 MBits each
- It's only purpose is to perform multisampling. It contains all multisample memory on-chip allowing very high bandwidth access.
- The M chip accepts fragments from the R, renders them into multisample memory and returns a resolved color for each fragment.


Silicon Graphics - Confidential

Why do we need an M chip?

- The idea for the M chip arose as a possible solution to the DRAM bandwidth bottleneck problem (while multisampling) – a factor of 8 to 8X bandwidth was required over what was available.
- Two other solutions were proposed:
 1. Sort incoming primitives into screen tiles, and rely on caching to reduce DRAM bandwidth
 2. Find a new anti-aliasing algorithm which is less bandwidth intensive.
- Solution 1 was proposed by Doug Voorhies. It seemed promising at first, but was later abandoned due to difficulties in implementing the full OpenGL feature set.
- Solution 2 was investigated by several people including Alex Minkin, Bob Drebin, and Mark Leather. The best solutions offered only a 3-1 average saving in bandwidth.

Silicon Graphics - Confidential

R Subsystem Block Diagram



Silicon Graphics - Confidential


SGL Confidential

Specifications for M Chip

Performance: 17.875 Million Pixels/second
 Pixel Size: 8 samples, 64 bits/sample (medium format)
 8 samples, 96 bits/sample (large format)
 Pixel Capacity: 10 Mbits - 20 K pixels (medium format)
 13 K pixels (large format)
 Internal Clock: 143 MHz
 IO Clock: 286 MHz or 143 MHz
 Technology: 0.5 micron or 0.35 micron
 Core Voltage: 3.3 V or 2.5 V
 IO Voltage: 3.3 V or 2.5 V
 Input Pins: 11(286 MHz) or 22(143 MHz) + 1 clock
 Output Pins: 5(286 MHz) or 9(143 MHz) + 1 clock
 Power Pins: 24
 Cost Goal: \$12 to \$15

Silicon Graphics - Confidential


Input/Output Packet Format (286 MHz)



note: There is no handshake. Output data is generated exactly n clocks after the input is received. The '1' in the output data is required to denote the start of the packet because the data is source synchronous.

Silicon Graphics - Confidential


Input/Output Packet Format (143 MHz)



note: There is no handshake. Output data is generated exactly n clocks after the input is received. The '1' in the output data is required to denote the start of the packet because the data is source synchronous.

Silicon Graphics - Confidential


Medium Sample Format



Total: 64 bits
 note: An additional bit may be required for z culling. This can be taken from either z or stencil.

Silicon Graphics - Confidential


Large Sample Format



Total: 96 bits
note: An additional bit may be required for z culling. this can be taken from either z or stencil.

Silicon Graphics - Confidential


Small Sample Format



Total: 32 bits
note: This format is not in the original proposal. It is included as a possible way we might be able to support a reduced cost system with 4 M's per R.
R, G and B are dithered based on sample position to give an effective resolution of 8 bits per component on the resolved color.
Z is compressed using the Kona 16 bit compression method


Silicon Graphics - Confidential

M Chip Block Diagram



Silicon Graphics - Confidential

M Chip DRAM Timing



note: input packets must be received in sequential order to DRAM banks A, B, C, D, A, B, C, D etc.

Silicon Graphics - Confidential


Distribution of M's and DRAM banks within an 8x8 screen tile

7D	6C	5B	4A	3D	2C	1B	0A
3B	2A	1D	0C	7B	6A	5D	4C
5C	4D	7A	6B	1C	0D	3A	2B
1A	0B	3C	2D	5A	4B	7C	6D
6D	7C	4B	5A	2D	3C	0B	1A
2B	3A	0D	1C	6B	7A	4D	5C
4C	5D	6A	7B	0C	1D	2A	3B
0A	1B	2C	3D	4A	5B	6C	7D

note: This is one of several possible tiling's.

Silicon Graphics - Confidential

Block Diagram of Arithmetic Core



Silicon Graphics - Confidential

Possible Configurations

8R (64M) system: 1024x832 8 large samples
 1280x1024 8 small samples
 1280x1024 4 large samples
 1664x1216 4 small samples
 1920x1088 4 small samples

16R (128M) system: 1280x1024 8 large samples
 1664x1216 8 small samples
 1664x1216 4 large samples
 1920x1088 8 small samples
 1920x1088 4 large samples

Silicon Graphics - Confidential

Open Issues

- Selection of vendor. This may affect the on chip DRAM configuration, which could affect the architecture. As an example, one chip manufacturer can supply a single, 2 bank, 256 wide DRAM running at 100MHz. Although this meets our bandwidth requirements, it is unlikely we could use this without a radical redesign of the chip's internal architecture.
- Additional functionality:
 - Order independent transparency (Fragment scheme or dual Z buffer)
 - CSG
 - Fast Multisample Clear and Copy
 - Funny read (use stencil to normalize each resolved color)
 - Support for systems with less than 8 M's per R
 - Support for 16 samples per pixel at reduced speed

Silicon Graphics - Confidential

SGI Confidential

small = med from prev slides.